


REQ. PER UNIT	USED ON			TX112	∅
	MODEL	ASS'Y. NO.	DATE		

hFE LIMITS 40-60
 TEST CONDITIONS
 $V_{CE} = 1V$
 $I_C = 10mA$

TX112 IS A JEDEC TYPE 2N706 SILICON NPN TRANSISTOR WITH A CONTROLLED hFE. THE CASE SHALL BE JEDEC TYPE TO-18.


NOTE 2:

CASE SHALL BE MARKED AS SHOWN OR THE MARKING "2N706" MAY BE OMITTED.



NOTE 1:

TAB LENGTH TO BE .028 MIN-.048 MAX. AND WILL BE DETERMINED BY SUBTRACTING DIA "A" FROM DIMENSION "B".



							REQ. ITEM	PART NO.	DESCRIPTION	SYMBOL		
									THE TECHNICAL MATERIEL CORP. MAMARONECK, NEW YORK			
								STOCK SIZE	TRANSISTOR, SILICON, NPN			
									2N706			
∅	ORIGINAL RELEASE FOR PRODUCTION	6-17-65	AA	JC								
SYM	DESCRIPTION	DATE	CH. NO.	DRAFTS	CHECKER	ENG. APP.						
UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES AND INCLUDE CHEMICALLY APPLIED OR PLATED FINISHES		SCALE							H. AUSTIN	<i>[Signature]</i>	<i>[Signature]</i> 6/17/65	
							TYPE & TEMPER	HEAT TREAT. SPEC.	DRAWN	CHECKED	FINAL APPROVAL	
DECIMALS .X ± .05 .XX ± .01 .XXX ± .005	TOLERANCES	FRACTIONS ± 1/64 ANGLES ± 0° 30'	CODE C	S401-40						<i>[Signature]</i> 6-17-65	TX112	∅
							FINISH & SPEC. NO.		ELEC. DES. APP.	MECH. DES. APP.		