			TI	ИC	ŞF	E (JF	IC/	IT/	<u> </u>				ΧΟ.	Sl	411		
REV:														L^-				
COMPILED:	R.	Uzz	0	CI	HECK	D:				API	PD:			SHEE	T		QF	
TITLE:	CC	NTR	AC.	ľOR	TES	TIN	G		_			 						
	SI	ERIA	LI	10.							-							

PRODUCTION TESTING

(REFERENCE TEST SPECIFICATION)

SMA 587234

		TM	CS	PEC	CIFIC	CAT	101	V					NO.	Sl	411
REV:								Ī.						Ι	
OMPILED:			CHEC				AF	PPD:					SME	ET	
IIILE: (CONTR	ACTOR	TEST	ING											
				*****				_				•			
1.	GEN	ERAL	INFOR	MATI	<u>ON</u>										
	a)	CONTI	RACTO	R -									EL C	ORP	
												ROA:	D YORK	10	543
													201111		J 13
	b)	CONT	RACT	ORDE:	R NUM	IBER	– I	DAAI	в07-	-81	C-11	L31			
	c)	NOME	NCLAT	URE ·		. – –	- 7	CAR	GET	AD:	DER	ASS	EMBL	Y	
												46		702	
													-586 9-72		
			(EQ	UIPM:	ENTS	OF E	STAE	BLIS	SHEI	D D:	ESIC	SN)			
	۵١	SM-D-	-5867	በ2 ፑ:	A R R T C	ריבייי בי	Δ Ψ•	1							
	α,	DIA D	3007	02 11	ADICEC	AILD			HNI	CAL	MAT	ERI	EL C	ORP	•
												ROA:		3.0	E 4 2
							ľ	(IVI)	AROI	NEC.	Λ, Γ	1EW	YORK	10	543
	e)	SMD-	58670	2		·				. O <i>l</i>	REI	PRES	ENTE	D B	Y
							5	SER.	LAL						
	f)	TEST	ING L	OCAT	ION:								EL C	ORP	•
												ROA:	D YORK	10	5/13
							ľ	TLAN	71/01	.VII) (ı, I	7 ± 44	TOKK	Τ0	743
	g)	TEST	ING D	ATE:									 -		
	h)	TEST	SPEC	IFIC	ATION	1S -	<u>-</u> s	5M-2	A-58	872	34				
	i)	AMENI	OMENT	MOD:	LFICA	NOITA									

P00002 (CHANGE NOTICE NO. 58468)

QF

		TM	IC S	PE	CIFI	ICA	TI	ON	Ī					T	NO.	Sl	41	 l		 \neg
REV:									ĺΠ			\top	1	T-'-	T	T	T	Ī		
COMPILED:	R.	Uzzo	CHEC	KED:				API	PD:					- 1 [SHEE	I	<u></u>		OF.	 \dashv
TITLE:	. •		1			CON	NTR	ልርጥ	'OP	TEC	em Ti	ATC		<u></u>	71-1				<u> </u>	
	-				100															

2. CROSS REFERENCING TABLE FOR SPECIFICATION SMA587234

SPECIFICATION SMA587234 REFERENCE PARAGRAPH NO.	SPECIFICATION SESCRIPTION	PAGE	PARAGRAPH NO.
3.2.1.1	POWER REQUIREMENTS	4	3.4.3
3.2.1.2	SIGNAL REQUIREMENTS	4	3.4.2
3.2.1.2.3	LOAD REQUIREMENTS	4	3.4.4
3.2.2.1	TEST NO. 1 (COUNT)	7	5.
3.2.2.2	TEST NO. 2 (COUNT)	9	7.
3.2.3.1	TEST NO. 3	11	9.1
3.2.3.2.2	TEST NO. 4	11	9.2 11.1
3.2.3.3.2	TEST NO. 5	12	13.1
3.2.3.4.2	TEST NO. 6	12	15.1

			TM	C S	PE	CII	FIC	ATI	ON				NO. S	1411				
REV:			\Box						T	T	TT		 1		<u> </u>	T	1	T
COMPILED	: R.	Uzzo	<u> </u>	CHEC	KED:				APPD				 SHEET			OF	1	٠
TITLE:			<u> </u>			<u></u>	CC	NTR	ACTOR	TF	STI	NG						

3. PURPOSE

TO ASSURE THAT THE ESTABLISHED, ACCEPTANCE TESTING FOR THE TARGET ADDER ASSEMBLY IS IN ACCORDANCE WITH TEST REQUIRE-MENTS, SMA587234.

3.1 TEST EQUIPMENT USED OR EQUIVALENT

- a) CON AVIONICS REGULATED LV POWER SUPPLY, MODEL W32-5 TMC ID NO. 1921.
- b) E-H RESEARCH LABORATORIES, PULSE GENERATOR MODEL MO139B. (CALIBRATION EXPIRES 7-6-83, CAL BY RAG CAL SERVICE)
- c) TEKTRONIX OSCILLOSCOPE TYPE 541A. (CALIBRATION EXPIRES 5-19-83, CAL BY R & P ELECT.)
- d) HEWLETT PACKARD ELECTRONIC COUNTER MODEL 524L. (CALIBRATION EXPIRES 5-19-83, CAL BY R & P ELECT.)
- e) FLUKE MULTIMETER, MODEL 80208 SERIAL NO. 2801343. (CALIBRATION EXPIRES 7-5-83, CAL BY R & P ELECT.)
- 3.2 SPECIAL TEST CIRCUIT (ALL UNITS USED TO GENERATE INPUT SIGNALS TO THE TEST CIRCUIT ARE IN CALIBRATION, THE REQUIRED OUTPUT SIGNALS GENERATED BY THE TEST CIRCUIT ARE THE RESULT OF CALIBRATED INPUT SIGNALS.) TMC CONSTRUCTED THE TEST CIRCUIT, IN ORDER TO GENERATE THE REQUIRED INPUT SIGNALS TO THE SMD586702 ASSEMBLY.

(SEE FIGURE 1-1)

3.3 REFERENCE DATA USED

- a) SMA587234 (TEST SPECIFICATIONS)
- b) CHANGE NOTICE NO. 58468 (3 SHEETS)
- c) SMD586702 (ASSEMBLY DRAWINGS)
- d) SME586802 (SCHEMATIC DIAGRAM)
- e) TMC TEST CIRCUIT (SCHEMATIC DIAGRAM FIGURE 1-1 PAGE 14

3.4 TMC-PREPARED TEST CIRCUIT (SCHEMATIC FIGURE 1-1)

TMC HAS PREPARED A TEST CIRCUIT TO GENERATE THE REQUIRED INPUT SIGNALS NECESSARY IN TESTING THE TARGET ADDER ASSEMBLY. THIS TEST CIRCUIT IS HOUSED IN A .063 ALUM ALY CHASSIS 12 INCHES LONG BY 7 INCHES WIDE AND 2 INCHES DEEP. A PRINTED WIRING BOARD WAS CONSTRUCTED TO HOUSE THE CIRCUITS COMPONENTS, FIGURE 1-1 GIVES A SCHEMATIC REPRESENTATION OF THE TEST CIRCUIT. ALL COMPONENT VALUES USED IN THE TEST CIRCUIT ARE CALLED OUT IN THE SCHEMATIC DIAGRAM (FIGURE 1-1), AND ARE FOUND ADJACENT TO ALL COMPONENT SYMBOLS.

		T	MC S	SPE	CII	FIC	AT	101	1					NC). S	141	1		
REV:	I	$I \perp I \perp$				\coprod									\top	T	T		
COMPILED:	R.	Uzzo	CHE	CKED:				AF	PD:					SH	EET			QF	
TITLE:	ريد. مريوس	1	- 1. - 1 1 1 1 1 1 1.			*(CON	TRA	СТО	R I	CES	IIT	١G.						

3.4.1 THE FOLLOWING ARE INPUTS DEVELOPED BY TMC'S TEST CIRCUIT.

INPUTS DEVELOPED

INPUT PIN

PULSE: NEGATIVE POLARITY: 75 n SEC ± 25n SEC (TERMINAL C)

PULSE WIDTH

PULSE: 4.1 u SEC PERIOD (TERMINAL A)

PULSE: POSITIVE POLARITY: 5.2u SEC (TERMINAL B)

PULSE WIDTH

3.4.2 SIGNAL REQUIREMENTS

PIN VARIES HIGH LEVEL (LOGIC "1")

VOLTAGE DEVELOPED BETWEEN +2.4VDC AND

+5.05VDC.

PIN VARIES LOW LEVEL (LOGIC "0")

VOLTAGE DEVELOPED BETWEEN 0 - 0VDC AND

0 + 0.8VDC.

3.4.3 POWER REQUIREMENTS

PIN 1 AND 40 VOLTAGE APPLIED +5±.05VDC PIN 2 AND 41 VOLTAGE GROUND RETURN

3.4.4 OUTPUT LOADING

THE FOLLOWING RESISTORS ARE CONNECTED AT THE OUTPUT PINS (SPECIFIED) AND +5 \pm .05VDC TO ACCOMPLISH LOADING.

OUTPUT PIN	RESISTOR VALUE	LOGIC "0" LOAD	LOGIC "1" LOAD
3	270 OHM	1.6 mA	40 uA
12	270 OHM	1.6 mA	40 uA
14	270 OHM	1.6 mA	40 uA
16	270 OHM	1.6 mA	40 uA
18	270 OHM	1.6 mA	40 uA
24	270 ОНМ	1.6 mA	40 uA
32	270 ОНМ	1.6 mA	40 uA

3.4.5 INSERT PROGRAM CONNECTOR SMD587113 INTO SMD586702 ASSEMBLY.

TM	IC SPECIFICATI	ON	No. 514	11
REV:				
COMPILED: R. UZZO	CHECKED:	APPD:	SHEET	OF
TITLE:	CONT	RACTOR TESTING		

4. TEST NO. 1 INPUTS

4.1 TARGET COUNT INPUTS

TARGET COUNT INPUTS ARE 0 to 15 for $T2^N$ or $(T2^0, T2^1, T2^2, T2^3)$ sense inputs. $T2^0$ represents input pin 38, $T2^1$ represents input pin 36, $T2^2$ represents input pin 30, $T2^3$ represents input pin 28. A logic table is presented showing the relation of Weighted numbers to input pins. Target input counts are developed, using the TMC constructed test circuit (figure 1-1) four (4) Toggle switches are used to insert logic "1" and logic "0" as required into the input pins 28, 30, 36, 38 thus developing the target count inputs 0 through 15.

LOGIC TABLE FOR INPUTS 28, 30, 36, 38

WEIGHTED NO'S	ı 8	1 4	1 2	1 1	
WEIGHTED NO B	· •	 	 		1 2
INPUT PINS	T23	T22	T21	T20	COUNT
	28	30	36	38	δ
	0	0	0	0	0
	0	0	0	1	1
	0	0	1	0	2
	0	0	1	1	3
	0	1	0	0	4
	0	1	0	1	5
	0	1	1	0	6
	0	1	1	1	7
	1	0	0	0	8
	1	0	0	1	9
	1	0	1	0	10
	1	0	_ 1	1	11
	1	1	0	0	12
	1	1	0	1	13
	1	1	1	0	14
	1	1	1	1	15

TN	IC SPECIFICATI	ON	NO. S1411	
REV:				I
COMPILED: R. UZZO	CHECKED:	APPD:	SHEET OF	
TITLE:	CONTR	ACTOR TESTING		

4.1.2 LOGIC "1" AND LOGIC "0" INPUTS

ALL LOGIC "1" AND LOGIC "0" SIGNALS ARE DEVELOPED BY THE TMC TEST CIRCUIT. REFER TO PARAGRAPH 3.4.2 (SIGNAL REQUIREMENTS) OF THIS TEST.

- 4.1.3 CONNECT A LOGIC "1" JUMPER TO PIN 7 (REPLY)
- 4.1.4 CONNECT A LOGIC "1" JUMPER TO PIN 6 (BIT T + BIT B)
- 4.1.5 CONNECT A LOGIC "0" JUMPER TO PIN 4 (BIT T + BIT B)
- 4.1.6 CONNECT A JUMPER FROM TERMINAL "A" TO PIN 20, PIN 20 ARE THE INHIBIT PULSES WITH A 4.12 uS PERIOD.

5. TEST NO. 1 OUTPUTS

THE NUMBER ON THE $T2^N$ OUTPUT PINS (PINS 32, 26, 12, 3) IS ONE LESS THAN THE NUMBER ON THE $T2^N$ SENSE INPUT PINS (PINS 28, 30, 36, 38). AN EXCEPTION IS WHEN THE NUMBER ON THE INPUT PINS IS ZERO. WHEN THIS OCCURS THE NUMBER ON THE OUTPUT PINS IS ALSO ZERO.

AN OVERALL LOGIC TABLE FOR TEST NO. 1 IS PRESENTED SHOWING INPUTS AND OUTPUTS. THE OUTPUT PINS 3, 12, 24 AND 32 ARE REPRESENTED ON THE TEST CIRCUIT BY (4 LAMPS). WHEN AN INPUT IS ACTIVATED, USING ANY ONE OF (4) TOGGLE SWITCHES (SEE LOGIC TABLE INPUT COLUMNS) CERTAIN OUTPUT LAMPS WILL LIGHT SIGNIFYING A LOGIC "1" CONDITION, THE LAMPS THAT DO NOT LIGHT WILL REPRESENT A "0" LOGIC CONDITION AND DUE TO THE COMPLIMENT REQUIREMENT, WILL BE USED AS THE COUNT SIGNALS.

(SEE LOGIC TABLE OUTPUT COLUMNS)

PAGE 6

TN	IC SPECIFICATI	ON	MO. S1411
REV:			
COMPILED: R. UZZO	CHECKED:	APPD:	SHEET OF
TITLE:	CONT	RACTOR TESTING	

LOGIC TABLE FOR TEST NO. 1

INPUTS

OUTPUTS

WEIGHTED NO.	8	4	2	1	
INPUTS	T2 ³	T2 ²	_{'Г2} 1 36	T2 ⁰	COUNT
	0	0	0	0	0
	0	0	0	1	1
	0	0	1	0	2
	0	0	1	1	
	0	1	0	0	4
	0	1	0	1	5
	0	1	1	0	6
	0	1	1	1	7
	1	0	0	0	8
	1	0	0	1	9
	1	0	1	0	10
	1	0	1	1	11
	1	1	0	0	12
	1	1	0	1	13
	1	1	1	0	14
	1	1	1	1	15

WEIGHTED NO.	8	4	2	1	
OUTPUTS	T2 ³	T2 ²	T21 24	T2 ⁰	COUNT
	1	1	1	1	0
	1	1	1	1	0
	1	1	1	0	1
•		1	0	1	2
	1	1	0	0	3
	1	0	1	1	4
	1	0	1	0	5
	1	0	0	1	6
	1	0	0	0	7
	0	1	1	1	8
	0	1	1	0	9
	0	1	0	1	10
	0	1	0	0	11
	0	0	1	1	12
	0	0	1	0	13
	0	0	0	1	14

					T	¥	, (SP	EC	11;	-1(CA	TI	91	1						NO.	S	14:	11			
REV:																	T	Ι	T	T		T			T	1	
COMPI	LED	:	R.	Uz	ZO		CHEC	KE	D:					AP	PD:	:					SHE	ET			OF		
TITLE	:	A	11	- ,								CC	TNC	RAC	TC	R	TES	TI	NG								
[

6. TEST NO. 2 INPUTS

6.1 TARGET COUNT INPUTS

TARGET COUNT INPUTS ARE 0 to 15 for $T2^N$ or $(T2^0, T2^1, T2^2, T2^3)$ sense inputs. $T2^0$ represents input pin 38, $T2^1$ represents input pin 36, $T2^2$ represents input pin 30, $T2^3$ represents input pin 28. A logic table is presented showing the relation of Weighted numbers to input pins. Target input counts are developed, using the TMC constructed test circuit (figure 1-1) four (4) Toggle switches are used to insert logic "1" and logic "0" as required into the input pins 28, 30, 36, 38 thus developing the target count inputs 0 through 15.

LOGIC TABLE FOR INPUTS 28, 30, 36, 38

					
WEIGHTED NO'S	8	4	2	1] _
INPUT PINS	T23	T22	T2l	T20	COUNT
	28	30	36	38	ၓ
	0	0	0	0	0
	0	0	0	1	1
	0	0	1	0	2
	0	0	_ 1	1	3
	0	1	0	0	4
	0	1	0	1	5
	0	1	1	0	6
	0	1	1	1	7
	1	0	0	0	8
	1	0	0	1	9
	1	0	1	0	10
	1	0	1	1	11
	1	1	0	0	12
	1	1	0	1	13
	1	1	1	0	14
	1	1	1	1	15

TN	IC SPECIFICATI	ON	NO. S1411	
REV:				
COMPILED: R. UZZO	CHECKED:	APPD:	SHEET	QF
TITLE:	CON	TRACTOR TESTING		

6.1.2 LOGIC "1" AND LOGIC "0" INPUTS

ALL LOGIC "1" AND LOGIC "0" SIGNALS ARE DEVELOPED BY THE TMC TEST CIRCUIT. REFER TO PARAGRAPH 3.4.2 (SIGNAL REQUIREMENTS) OF THIS TEXT.

- 6.1.3 REMOVE THE LOGIC "1" JUMPER FROM PIN 7.
- 6.1.4 CONNECT A LOGIC "0" JUMPER TO PIN 7.

7. TEST NO. 2 OUTPUTS

THE NUMBER ON $\overline{12^N}$ OUTPUT PINS (PINS 32, 24, 12, 3) IS TWO MORE THAN THE NUMBER ON THE 12^N SENSE INPUT PINS (PINS 28, 30, 36, 38). AN EXCEPTION IS WHEN THE NUMBER ON THE INPUT PINS IS GREATER THAN OR EQUAL TO A COUNT OF 13. WHEN THIS OCCURS THE NUMBER ON THE OUTPUT PINS WILL BE THE SAME AS THE NUMBER ON THE INPUT PINS. ALL OUTPUTS ARE VIEWED AT TIME NO. 1.

AN OVERALL LOGIC TABLE FOR $\underline{\text{TEST}}$ NO. $\underline{2}$ IS PRESENTED SHOWING INPUTS AND OUTPUTS. THE OUTPUT PINS 3, 12, 24 and 32 ARE REPRESENTED ON THE TEST CIRCUIT BY (4 LAMPS).

WHEN AN INPUT IS ACTIVATED, USING ANY ONE OF (4) TOGGLE SWITCHES (SEE LOGIC TABLE INPUT COLUMNS) CERTAIN OUTPUT LAMPS WILL LIGHT SIGNIFYING A LOGIC "1" CONDITION THE LAMPS THAT DO NOT LIGHT WILL REPRESENT A "0" LOGIC CONDITION AND DUE TO THE COMPLIMENT REQUIREMENT, WILL BE USED AS THE COUNT SIGNALS. (SEE LOGIC TABLE (FOR TEST NO. 2) ON OUTPUT COLUMNS)

			TN	IC	S	P	EC	IF	IC	AT	TC	N								10.	S	141	.1		
REV:	T				Ĭ						\Box														
COMPILED:	R.	Uzz	20	CI	HEC	KED):				\perp	APP	D:						S	HEE	<u>T</u>			QF	
TITLE:			- :		-	. کشور		-		<u>_cc</u>	TNC	RA	СТС	R '	TES	ST.	LNC	<u> </u>							

LOGIC TABLE FOR TEST # 2

INPUTS

WEIGHTED NO.	8	4	2	1	
INPUTS	T23	T2 ²	T21 36	T2 ⁰	COUNT
	0	0	0	0	0
	0	0	0	1	1
	0	0	1	0	2
	0	0	1	1	2 3 4
	0	1	0	0	4
	0	1	0	1	5
	0	1	1	0	6
	0	1	1	1	7
	1	0	0	0	8
	1	0	0	l	9
	1	0	1	0	10
	1	0		1	11
•	1	1	0	0	12
	1	1	0	1	13
	1	1	1	0	14
	1	1	1	1	15

OUTPUTS

					
WEIGHTED NO.	8	4	2	1	
OUTPUTS	T2 ³	T2 ²	T2 ¹ 24	T20 32	COUNT
,	1	1	0	1	2
	1	1	0	0	3
	1	0	1	1	2 3 4 5
	1	0	1	0	
	1	0	0	1	6
	1	0	0	0	7
	0	1	1	1	8
	0	1	1	0	9
	0	1	0	1	10
	0	1	0	0	11
	0	0	1	1	12
	0	0	1	0	13
	0	0	0	1	14
	0	0	1	0	13
	0	0	0	1	14
	0	0	0	0	15

END OF COUNT TEST 1 AND 2

REMOVE ALL JUMPERS

8. TEST NO. 3 INPUTS

CONNECT A JUMPER FROM TERMINAL "A" TO PIN 20. PIN 20 ARE THE INHIBIT PULSE WITH A 4.12uS PERIOD.

CONNECT A JUMPER FROM TERMINAL "C" TO PIN 22, PIN 22 IS A BIT T SENSE NEGATIVE PULSE, 75 n SEC \pm 25 n SEC PULSE WIDTH.

CONNECT THE OSCILOSCOPE EXTERNAL TRIGG (+) TO PIN B. PIN B IS A SYNC PULSE USED FOR SIMPLIFYING VIEWS OF THE TIME ZONES.

CONNECT A LOGIC "O" JUMPER TO PIN 7.

- 9. TEST NO. 3 OUTPUTS
- 9.1 BIT T REAL TIME MEASURED AT PIN 14 IS LOW AT TIME 1
 HIGH AT TIME 2
- 9.2 BIT T REAL TIME MEASURED AT PIN 16 IS HIGH AT TIME 1
 LOW AT TIME 2
 VIEWED ON THE OSCILLOSCOPE
 CHAN A = PIN 20 CHAN B = PIN 14
 CHAN B = PIN 16
- 10. TEST NO. 4 INPUTS
- 10.1 REMOVE THE JUMPER FROM PIN 22 TO TERMINAL C
- 10.2 REMOVE THE LOGIC "0" JUMPER TO PIN 7
- 10.3 CONNECT A JUMPER FROM TERMINAL "C" TO PIN 7
- 10.4 CONNECT A LOGIC "1" JUMPER TO PIN 10
- 10.5 CONNECT A LOGIC "O" JUMPER TO PIN 8
- 11. TEST NO. 4 OUTPUTS
- 11.1 FRIEND REPLY MEASURED AT PIN 18 IS HIGH AT TIME 1

 LOW AT TIME 2

 VIEWED ON THE OSCILLOSCOPE

 CHAN A + PIN 20 CHAN B = 18

- 12. TEST NO. 5 INPUTS
- 12.1 REMOVE A LOGIC "1" JUMPER TO PIN 10
- 12.2 CONNECT A LOGIC "O" JUMPER TO PIN 10
- 12.3 REMOVE A LOGIC "0" JUMPER TO PIN 8
- 12.4 CONNECT A LOGIC "1" JUMPER TO PIN 8
- 13. TEST NO. 5 OUTPUTS
- 13.1 FRIEND REPLY MEASURED AT PIN 18 IS $\frac{\text{HIGH AT TIME 1}}{\text{LOW AT TIME 2}}$
- 14. TEST NO. 6 INPUTS
- 14.1 REMOVE THE JUMPER FROM LOGIC "O" TO PIN 10
- 14.2 REMOVE THE JUMPER FROM LOGIC "1" TO PIN 8
- 14.3 CONNECT PINS 10 AND 8 TO PIN D, PIN D IS A POSITIVE PULSE OF 5.6uS LOW DURING TIME 3
- 15. TEST NO. 6 OUTPUTS
- 15.1 FRIEND REPLY MEASURED AT PIN 18 IS LOW AT TIME 1

	T!	MC SPI	<u> </u>	<u>IÇAT</u>	ION		TT	 1	IN.	S14	11
ED:	R. Uzzo	CHECKED);		APPD:		<u> </u>	1	SHEE	<u> </u>	
				CONT	RACTOR	TES	ring				
											
	ALL TEST	REQUIREN	MENTS	FOR TH	E POST	TAR	GET .	ADDEF	RASS	EMBI	ĽΥ
	SMD586702	HAVE BE	EEN CO	MPLIE	WITH,	IN.	ACCO	RDANC	E WI	TH	
	"TEST REQ	MINTEMENT	is sma	.50125	.						
	ALL TEST	PROCEDU	RES SP	ECIFIE	ED IN T	HIS	TEXT	WILI	BE	IM-	
	PLEMENTE	DURING	TESTI	NG OF	ALL SN	1D586	702	ASSEN	4BLIE	s.	
	DATE TES'	r was pe	RFORME	ED							
	DATE TES	r was pe	RFORME	ED							
							SE	RIAL			
	DATE TEST						SE	RIAL	NO		
							SE_	RIAL	NO		
							SE	RIAL	NO		
							SE	RIAL	NO		
							SE	RIAL	NO		
							SE	RIAL	NO		
							SE	RIAL	NO		
		SIGNATUR.					SE	RIAL	NO		
	TESTERS	SIGNATUR D BY	E								