


CARDS USED


PART NO.	DESCRIPTION	CON. NO.	LOCATION	B+ INPUT	B- INPUT	GROUND
PC127/A3694	INITIAL RESET CIRCUIT	J5007	SHEET 2	PIN 5	PIN 37	1,2,4,3,44
PC220/A4295	SERIAL TO PARALLEL CLOCK CIRCUIT	J5008	2	5	37	1,2,4,3,44
PC221/A4294	SERIAL TO PARALLEL SHIFT REGISTER	J5009	2	5	37	1,2,4,3,44
PC218/A4254	STUNTING CARD, DOUBLE CHARACTER	J5010	3	5	37	1,2,4,3,44
PC169/A3812	ADVANCE, TUNE COMPLETE, BOY RELAY CKT.	J5011	1	5	37	1,2,4,3,44
PC175/A3823	ADVANCE PRIME TIMING CIRCUIT	J5012	2	5	37	1,2,4,3,44
PC171/A3820	MEMORY CORE INPUT SHIFT REGISTER	J5013	4	5	37	1,2,4,3,44
PC173/A3821	PRIME CIRCUIT CARD	J5014	3	5	37	1,2,4,3,44
PC176/A3824	ADVANCE "O" & "E" CIRCUIT	J5015	3	5	37	1,2,4,3,44
PC182/A3639	MEMORY CORE REGISTER	J5016	4	6	2	18
		J5017	4	6	2	18
		J5018	4	6	2	18
		J5019	4	6	2	18
PC182/A3639	MEMORY CORE REGISTER	J5020	4	6	2	18
PC158/A3800	DRIVE CIRCUIT FOR DECODER RELAYS	J5021	SHEET 4	5	37	1,2,4,3,44

REV.	DESCRIPTION	DATE	BY	CHKD	APPD
X1	"OS" AND "TG" TYPICAL COMPONENTS ADDED	10/16/65	WV	SM	
X2	TIMING CIRCUIT COMPONENT VALUES ADDED ON OS CIRCUIT CAPACITOR ADDBER WAS CONNECTED FROM PIN 9 & PIN 2 - ON OS-2 Z3 C2 WAS INT. SH. SHARY MOD. 2-55C FOR CS-5, NAG-B & AG-B CLEARING	10-24-65	X2	GD	
A	ORIGINAL RELEASE	11-2-65		GD	
	SEE SHEET 2044 AND 4 OF 4	12/6/65		WV	





TYPICAL "OS" CIRCUIT

NOTE: * INDICATES VALUES OF RESISTOR & CAPACITOR USED WHEN CALLED FOR BENEATH RESPECTIVE "OS" MODULES IN DIAGRAM.



TYPICAL "TG" CIRCUIT

NOTE: ** INDICATES VALUES OF CAPACITORS USED WHEN CALLED FOR BENEATH RESPECTIVE "TG" MODULE IN DIAGRAM. QTY OF CAPACITORS MAY VARY WHEN IT BECOMES NECESSARY TO PARALLEL TO ARRIVE AT DESIRED VALUE.




- UNLESS OTHERWISE SPECIFIED -
I-ALL RESISTOR VALUES ARE IN OHMS, 1/2 WATT.

LAST NO. USED	MODULE DESIGN CODE	MODULE DESCRIPTION
FF-23	FF-23	FLIP FLOP
OS-16	OS-16	ONE SHOT
CF-5	CF-5	COMPLEMENTARY EMITTER FOLLOWER
RD-2	RD-2	RELAY DRIVER
IV-2	IV-2	INVERTER
PF-10	PF-10	POSITIVE EMITTER FOLLOWER
NAG-8	NAG-8	NAND GATE
NA-11	NA-11	NON INVERTING AMPLIFIER
NG-2	NG-2	NOR GATE
TG-2	TG-2	TIMING GENERATOR
AG-8	AG-8	AND GATE

REQD	ITEM	PART NUMBER	DESCRIPTION	SYMBOL
EATON LIST OF MATERIAL				
THE TECHNICAL MATERIEL CORP. MAMARONECK, NEW YORK				
TITLE: DIAGRAM LOGIC DETAILED RTMU-2				
UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES AND INCLUDE CHEMICALLY APPLIED OR PLATED FINISHES				
DRAWN	DATE	FINAL APPROVAL	DATE	
CKD	10/16/65	WV	11/16/65	
CHECKED	DATE	DATE	DATE	
1.2.05	10/29/65	10/29/65	10/29/65	
13.2.01	10/29/65	10/29/65	10/29/65	
132.2.008	10/29/65	10/29/65	10/29/65	
TOLERANCES				
FRACTIONS				
ANGLES				
SHEET 1 OF 4				


REV	DESCRIPTION	DATE	EM N NO	DRAFT	CHKD	APPD
X1	205 PARTS COMPONENT VALUES ADDED	10-26-68	K2	2	2	2
X2	ON TG1 E3 C4 WAS .65UF, ON OS-10 & 22 CR WAS C3, ON OS-B-Z1 R1 WAS 23 K - SEE SHEETS 1, 3 & 4	11-2-68	B	2	2	2
0	ORIGINAL RELEASE	11-2-68	B	2	2	2
1	20V ADDED TO THE SIGNAL 4 OF 4	11/26/68	222	2	2	2



- UNLESS OTHERWISE SPECIFIED -
 1 - ALL RESISTOR VALUES ARE IN OHMS, 1/2 WATT.

REV	ITEM	PART NUMBER	DESCRIPTION	SYMBOL
EATON LIST OF MATERIAL				
THE TECHNICAL MATERIEL CORP. MAMARONECK, NEW YORK				
DIAGRAM, LOGIC, DETAILED RTMU-2				
UNLESS OTHERWISE SPECIFIED		DATE	FINAL APPROVAL	DATE
DIMENSIONS ARE IN INCHES AND INCLUDE CHEMICALLY APPLIED OR PLATED FINISHES		10/16/68	[Signature]	11/2/68
FINISH	CHECKED	DATE	DATE	DATE
	[Signature]	10/16/68	10/16/68	10/16/68
FRACCTIONS	ELECTRICAL	2 1/16	2 1/16	2 1/16
XX 2 01	TOLERANCES	ANGLES	ANGLES	ANGLES
XX 2 000	2 ± .01	2 ± .01	2 ± .01	2 ± .01
M/L [Signature]			CK1044	4
SHEET 2 OF 4			REV 178	

REVISIONS					
BY	DESCRIPTION	DATE	EM N NO	DRAFT	CHKD
X1	*23 COMPONENT VALUES ADDED	10/16/65			
X2	ON OS-16 Z6 RB WAB 33K - SEE SHEETS 1, 2 & 4	10/24/65			
Ø	ORIGINAL RELEASE	11-2-65			
A	SEE SHEET 2 OF 4 AND 4 OF 4	10/26/65	15272		





- UNLESS OTHERWISE SPECIFIED -
 1- ALL RESISTOR VALUES ARE IN OHMS, 1/2 WATT.

PC 218/A4254
 Z 5003
 J5010

REQD	ITEM	PART NUMBER	DESCRIPTION	SYMBOL
EATON LIST OF MATERIAL				
THE TECHNICAL MATERIEL CORP. MAMARONECK, NEW YORK				
TITLE DIAGRAM, LOGIC DETAILED RTMU-2				
UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES AND INCLUDE CHEMICALLY APPLIED OR PLATED FINISHES		DRAWN DATE 10/16/65	FINAL APPROVAL DATE 10/24/65	DATE 10/24/65
DECIMALS ± .05 FRACTIONS ± 1/64 ANGLES ± 30'	TOLERANCES	ELECT. DIM. DATE 10/24/65	CK1044	1
M/L J. J. MURPHY 10-18-65				

REVISIONS						
BY	DESCRIPTION	DATE	ENR. NO.	DRAFT	CHKD.	APPD.
X1	#05" #8" TO COMPONENT VALUES ADDED	10/16/65				
X2	J5001-2 WAS J5001 - SEE SHEETS 1, 2, 3	11-2-66				
	ORIGINAL RELEASE	11-2-66				
	CS DELETED (SEE SHEET 3004)	12-10-65				



- UNLESS OTHERWISE SPECIFIED -
 ALL RESISTOR VALUES ARE IN OHMS, 1/2 WATT.

RECD.	ITEM	PART NUMBER	DESCRIPTION	SYMBOL
EATON LIST OF MATERIAL				
THE TECHNICAL MATERIEL CORP. MAMARONECK, NEW YORK				
TITLE: DIAGRAM, LOGIC DETAILED RTMU-2				
UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES AND INCLUDE CHEMICALLY APPLIED OR PLATED FINISHES		DATE	FINAL APPROVAL	SCALE
CHECKED	DATE	DATE		
DESIGNED	DATE	DATE		
DRAWN	DATE	DATE		
TOLERANCES		DATE		
M/L J. MULLER		DATE		